The performance of computation intensive digital signal processing applications running on parallel systems is highly dependent on communication delays imposed by the parallel architecture. In order to obtain a more compact task/processor assignment, a scheduling algorithm considering the communication time between processors needs to be investigated. Such applications usually contain iterative or recursive segments that are modeled as communication sensitive data ow graphs (CS-DFGs) where nodes represent computational tasks and edges represent dependencies between them. Based on the theorems derived, this paper presents a novel e cient technique called cyclo-compaction scheduling which is applied to a CS-DFG to obtain a better schedule. This new method takes into account the data transmission time, loop carried dependencies and the target architecture. It implicitly uses the retiming technique (loop pipelining) and a task re-mapping procedure to allocate processors and to iteratively improve the parallelism while handling the underlying communication and resource constraints. Experimental results on di erent architectures demonstrate that this algorithm yields signi cant improvement over existing methods. For some applications, the nal schedule length is less than one half of its initial length.
Introduction
With the advent of modern high performance signal processing applications, high throughput is in great demand. Most recent research in the digital signal processing (DSP) area has focused on new techniques that explore parallel processing architectures for solutions to the DSP problems 13, 14, 16, 17, 25] . While such architectures are supposed to improve the execution speed of DSP systems, the communication between processors is assumed negligible. However, due to the low communication speed between processors and high speed of the processing elements (at the level of multi-chip modules or even in a single VLSI chip developed with sub-micron technology), the communication overhead becomes an important factor to the system performance. In order to achieve the desired performance via parallel computing, those systems should meet several requirements. One such requirement is the need for an e cient task scheduling algorithm which considers both architecture and communication aspects of the system. Additionally, in order to improve the parallelism across iterations, loop pipelining|an optimization technique for cyclic applications 1, 30, 42] , needs to be explored.
Most computation intensive applications, including DSP and image processing applications, are usually iterative or recursive in nature. In particular, such applications have uniform dependencies which can be modeled by cyclic data-ow graphs (DFGs) where nodes represent computational tasks and edges represent dependencies between the nodes. Performing loop pipelining on acyclic DFGs to obtain a better performance is trivial 7] . However, scheduling cyclic DFGs is much more di cult than scheduling acyclic ones since the cyclic DFGs restrict the freedom of performing loop pipelining. It is possible, nonetheless, to pipeline loops in such a way that the system throughput increases. In this paper, a novel loop scheduling algorithm, called cyclo-compaction scheduling, is presented to deal with such graphs. This algorithm considers the communication overhead and loop-carried dependencies constraint while applying loop pipelining to a schedule table. Our method iteratively progresses toward the solution. Unlike a branch and bound technique 5] which follows a solution until it proves infeasible and then backtracks to some previous state, cyclo-compaction scheduling proceeds linearly along a path to a solution without branching. A reference schedule is kept and each solution is compared to it. If the new solution is better than the reference, it then becomes the reference schedule.
It is well known that the scheduling problem under resource constraints is NP-hard 5, 18] .
For scheduling acyclic DFGs, many heuristic approaches 22, 24] have been proposed such as critical path, list scheduling, and graph decomposition. These methods, however, usually do not consider the parallelism across iterations. Two major algorithmic approaches for handling cyclic DFGs are discussed in the literature. One is to schedule the loop body represented by a directed acyclic graph or DAG 6] . As mentioned previously, this method cannot exploit the pipelining across loop boundaries. The second method involves unrolling or unfolding the whole loop resulting in a huge acyclic DFG. This approach, nevertheless, applies only to loops with a small number of iterations which must be known in advance 36] . While the communication aspect is signi cant in parallel systems 35], the underlying communication costs are seldom discussed in the classical scheduling problem 11]. In addition, most of the techniques developed for parallel compilers do not consider such overhead 23, 33, 41 ].
Shukla and Little proposed an algorithm for scheduling DFGs but they did not consider communication costs 41]. The scheduling algorithm for parallel processing introduced by Kasahara and Narita 23] deals neither with the cyclic data-ow graph nor with the communication costs. Munshi and Simons proposed a polynomial time scheduling algorithm for cyclic DFGs without considering communication costs with respect to the processor architecture 33]. For task allocation techniques considering inter-processor communication delays, much work has been done with the assumption of DSP applications which can be transformed to directed acyclic graphs. Konstantinides and Kaneshiro proposed a task scheduling framework for multiprocessor digital signal processing systems 28]. Krishnan et al. extended this work so that the scheduling algorithm can deal with the problem of contention in the multiprocessors 29] . However, such scheduling models were restricted to DAGs. Recently, Banerjee et al. presented a framework to pipeline heterogeneous multiprocessor systems 2]. This technique, however, works with the assumption that the scheduling tasks are represented by DAGs instead of cyclic graphs.
Considerable research has been focused on a multi-rate model such as the work of Bilsen et al. 4] . Those results concentrated on special multi-rate DSP tasks in which the computation time of the tasks changes periodically. In terms of scheduling cyclic data-ow graphs, Groot et al. introduced a graph scheduling algorithm using a range-chart. Nevertheless, when dealing with communication delays, the input graph is transformed to a DAG 12] . In the work of Zivojnovi c et al., the retiming technique was applied before using a list scheduling algorithm to allocate tasks 47]. Their scheduling results, though, may not be the optimal solutions for resource constrained problems due to the fact that the retiming method has no knowledge about the resource constraints 8]. Hoang and Rabaey presented a scheduling algorithm which addresses the inter-processor communication delays; however, the output schedule may not be a feasible schedule if there are a smaller number of available processors than required by the algorithm 20].
Wang and Parhi presented a framework, called MARS, that e ectively schedules computation nodes by applying an unfolding transformation 45]. The unfolding transformation technique is, however, not quite applicable for a big input graph since it expanded the size of the graph. The cyclo-static and periodic schedules 19, 39, 40] use a special processor shifted function to schedule a task to di erent processors in di erent iterations, i.e., the processor assignment might not be the same in every iteration. The rate-optimal scheduling for cyclo-static and periodic schedules was presented by Chao and Sha 9] . The minimum unfolding factors are derived in this paper. Nevertheless, the presented algorithm does not consider the underlying the communication costs.
On the software side, considerable research has focused on the so-called loop transformation technique 3, 32, 46] . This model applies transformation matrices to nested loops whose dependencies can be represented by distance vectors. The techniques in this category attempt to distribute tasks in a target system which considers neither a constrained number of processors nor communication costs. Iterative modulo scheduling is a framework that has been implemented in some compilers 38]. This approach begins with an infeasible initial schedule and has to reschedule every node in the graph at each iteration. Software pipelining 30] is an approach used to overlap instructions by moving them across iteration boundaries.
Polynomial-time algorithm achieving rate-optimal static schedule without considering resource constraints and communication overhead for cyclic data-ow graphs was presented by Chao and Sha 10]. They also introduced an e cient loop pipelining algorithm called rotation scheduling 7, 8] which systematically selects nodes to be pipelined. This technique was later extended to multi-dimensional applications by Passos, Sha and Bass 37]. The rotation technique is equivalent to shifting iteration boundaries in the unfolded schedule down by one control step. By doing so, the nodes from the unfolded part can be parallelized. In other words, this algorithm improves the schedule length by using loop pipelining. However, neither the software pipelining nor the rotation method considers the communication between processors. Note that a particular input to output delay may increase due to the loop pipelining e ect. Most research focues on the global performance measure of the system, that is the throughput (or static schedule length). The objective of this paper is also on the optimality of the static schedule length.
In this paper, we characterize the communication costs by two aspects. The rst is a cost measured by a number of time units required for transmission between processors and the distance between one processor element (sender) and the target processor (receiver). This communication cost plays a signi cant role when the store-and-forward 21] message passing technique is applied for data transmissions. In the second category, we consider the wormhole routing technique which makes the distance between processors less critical due to the high degree of pipelining of message packets 34, 43] . In both cases, however, the congestion of communication channels still undermines the e ciency of the parallel systems. A target architecture and the communication delays between processors are input parameters to the cyclo-compaction scheduling algorithms. The target architectures considered for this algorithm are the tightly-coupled ones, e.g., systems that have multiple processors in one chip using VLSI implementation which has become increasingly popular for DSP applications. An example of this type of architecture is EXECUBE 26, 27] . The communication costs among processors may signi cantly degrade system performance. This paper employs loop pipelining while handling the processor availability and the communication overhead of the target architecture. The results obtained through the use of this technique are directly applicable to tightly-coupled parallel systems, as well as to high level synthesis of multi-chip systems. The cyclo-compaction scheduling algorithm schedules nodes in a DFG while preserving dependencies and satisfying the communication constraints.
An example of a scheduling process, consisting of a set of four nodes, is shown in Figure 1(a) . If dependencies between nodes in di erent iterations exist, then such dependencies are called inter-iteration dependencies. An example of such dependencies is represented by the edge coming from node D to node A in the graph. Two bar-lines over this edge indicate the number of iterations separating two inter-iteration dependent nodes 7] . In this work, such bar-lines are termed delays. On the other hand, intra-iteration dependencies are determined as dependent nodes in the same iteration which are represented as edges with no delays in the graph. For simplicity, we assume that every node in this graph takes one time unit to nish its execution. Assume that the target system requires that these nodes be assigned to two processors which are connected to each other. Consequently, the communication costs rely only on the amount of data transferred between these processors. The number on each edge in the DFG represents the amount of transferred data. The larger the number, the longer the time a processor takes to transmit the data whenever two dependent nodes are scheduled to di erent processors. Communication costs are treated as zero when the required data is computed in the same processor. We assume that the smallest time unit is equivalent to one control step or clock cycle in a schedule table.
In this example, because of the communication constraints, the best initial schedule consists of placing all nodes in processor 1. Figure 2 (a) illustrates such a solution. It is clear that some modi cation is required to improve the utilization of the second processor. In order to optimize this initial or start-up schedule, we must consider if scheduled nodes can be pipelined with Figure 1 (b) which is the result of the rst pass of the algorithm. In this case, one delay from all incoming edges of node A is drawn and moved to its outgoing edges. This conveys that nodes B; C and D are no longer relied upon for any data produced by node A in the current iteration. In other words, the current iteration boundary is shifted by one step so that node A from the next iteration participates with the other nodes in the current iteration. A square box, e.g., A , is used to represent a node that comes from the next adjacent iteration. The inter-iteration dependency between nodes D and A is granted after node A is rescheduled or re-mapped to the new position in the table. This is possible since node A came from the next iteration which does not have any dependency with any node in this current iteration. Note that one \empty" control step has been added at the end of each iteration. This is done to compensate for the communication time required when nodes D and A get re-mapped to di erent processors. The empty control step is equivalent to a no-operation in the control program that is responsible for the correct execution of the tasks. We call this compensated schedule length a projected schedule length. A longer schedule, seen in Figure 2 After running the algorithm for six passes, the optimal solution can be obtained, i.e., the resulting schedule length becomes 2, where nodes A and B reside in PE1 and C and D are scheduled to PE2. The algorithms that perform the above operations are discussed in the remaining sections which are organized as follows: in Section 2, basic concepts and speci cations of various target architectures are described. Mathematical models and functions de ned for the initial scheduling process are presented in Section 3, where the algorithm that initializes the target schedule table is also discussed. Section 4 deals with the optimization of the initial schedule by the cyclo-compaction scheduling algorithm. The algorithm that considers a message collision scenario is introduced in Section 5. Section 6 presents experimental results of applying this technique to di erent problems/architectures. A discussion on the network congestion aspect of the target architectures is also provided. Section 7 presents concluding remarks.
Preliminaries
A data-ow graph (DFG) is a directed weighted graph G = (V; E; d; t) where V is the set of computation nodes, E is the set of edges which de ne the precedence relations from nodes in V to nodes in V , d(e) is the number of delays (registers) for an edge e 2 E, and t(v) is the computation time of a node v 2 V . Based on the de nition of a DFG, a new graph model Tightly-coupled parallel systems can be con gured in various ways including linear array, ring, 2-D Mesh, completely connected and hypercube topologies. In this paper, we focus on two communication aspects inherent in all topologies. First, we assume that the communication costs are dependent on the distance between processing elements. Systems that apply a storeand-forward routing strategy are examples of this concept 21]. The data volume cost, in this case, is multiplied by the distance between processors whenever dependent nodes are assigned to di erent processors. Secondly, we consider that in systems which employ worm-hole routing techniques to reduce the underlying communication costs; in this case, the distance aspect becomes less critical 34, 43] . However, these two categories still have the same problem when message collisions are considered.
An iteration is the execution of each node in V exactly once. Iterations are identi ed by an index i starting from 0. Inter-iteration dependencies are represented by the weighted edges described previously. A static schedule of a loop is repeatedly executed for every iteration. A static schedule must obey the precedence relations de ned by the DFG described in the previous section. For any iteration j, an edge e from u to v with delay d(e) conveys that the computation of node v at iteration j depends on the execution of node u at iteration j ? d(e).
An edge with no delay represents a data dependency within the same iteration. A legal cyclic DFG must have strictly positive delay cycles, i.e. the summation of the delay functions along any cycle cannot be less than or equal to zero.
The path of the DAG with the maximum computation time is the critical path. Its length de nes the iteration period of the DFG which is the length of the static schedule for the DAG without resource constraints. A control step (cs), also called clock cycle, consists of one time unit, which is equivalent to the synchronization time interval in the multiprocessor system. A task that is longer than one clock cycle requires the allocation of resources for multiple control steps. A processing element that has a pipeline design can initiate the execution of a new task before the completion of the previous one.
A cyclic data-ow graph can be used to model synchronous circuitry where nodes represent combinational circuit elements, edges represent connectivity, and delays correspond to registers in the circuit. The retiming technique was rst implemented to reduce the length of the critical path of circuits 31]. This method attempts to evenly rearrange registers (delays) in a circuit so that the iteration period gets smaller. Chao has pointed out the fact that retiming and loop pipelining are the same concept 7].
A retiming r of a node u, r(u), is a function from V to the integers. The value of this function is the number of delays taken from all incoming edges of u and moved to each of its outgoing edges. An illegal retiming function occurs when the number of delays in one of the retimed edges becomes negative. This situation implies a reference to non-available data from a future iteration. Only initial assignments need to be modi ed after retiming.
A prologue is the set of instructions that must be executed rst to provide the necessary data for the iterative process after it has been successfully retimed. An epilogue is the other extreme, where a complementary set of instructions will need to be executed to complete the process. We may assume that the time required to run the prologue and epilogue are negligible when compared to the total computation time of the problem. The properties of the retiming operation r can be summarized as: Property 2.1 (Retiming properties) 3 Start-up Scheduling Algorithm
In this section, we propose an algorithm which computes the start-up schedule table from the CS-DFG. Without loss of generality, the example presented in this section targets networks that employ store-and-forward routing techniques. Note that for the networks that use worm-hole routing, the communication costs can be regarded as data volume (m) presented in CS-DFGs since distances can be assumed to be negligible.
In order to obtain the start-up schedule, we modify a list scheduling algorithm 24] to deal with both data dependencies and communication delays with respect to a target architecture (network topology). Put another way, the distance between processors that the data volume traverses through a network is part of the communication constraints. Note that users can replace list scheduling with any algorithm that produces a valid schedule under such constraints. Cyclo-compaction scheduling will take any legal schedule and reduce its schedule length. We begin by de ning some fundamental functions dealing with such constraints.
Two basic functions exist which provide information on the execution time of a scheduled node. Since the CS-DFG represents a general-time data-ow graph, if the execution time of a node in the graph is greater than or equal to one, the beginning and the end of the execution of the node must appear in di erent control steps. The following functions, CB and CE return the starting and ending control steps of the execution of a node respectively.
De nition 3.1 Given a CS-DFG, G = (V; E; d; t; m), and a node u 2 V , the function CB(u), from V to the positive integers, indicates the control step to which u is assigned by the scheduling process, relative to the starting control step of the current iteration.
De nition 3.2 Given a CS-DFG, G = (V; E; d; t; m), and a node u 2 V , the function CE(u), from V to the positive integers, indicates the control step at which u nishes its execution, relative to the starting control step of the current iteration, e.g. CE(u) = CB(u) + t(u) ? 1. A function that returns the processor number assigned to a speci c node, namely PE, is de ned as following:
De nition 3.3 Given a CS-DFG, G = (V; E; d; t; m), the function PE(u), from V to the set of processors, de nes the processor assigned to execute the task represented by node u. If no previous assignment exists, the value of PE(u) is unde ned.
In order to implement an algorithm to handle the underlying communication constraints, a priority function must be tailored. The concepts of communication costs and mobility are applied to this priority function. The following de nes the mobility concept.
De nition 3.4 The mobility of a node v, MB(v) , is the di erence between the current control step and the latest control step in which the node v is able to be scheduled without increasing the schedule length (critical path).
The underlying data volume is the other factor used to consider the priority of each node. We present the priority function PF in the following de nition.
De nition 3. ? ! E, the communication function will be 2 3 = 6. Using the same example, but considering the best case scenario (i.e. a system that uses worm-hole routing) if nodes B and E are scheduled to di erent processors (does not matter which ones), the communication function will compute the same result, m = 3. Figure 5 . A CS-DFG is provided as an input for this algorithm. Since the list scheduling algorithm does not need to consider repetitive parts or feedback edges of a graph, such edges are temporarily ignored. This algorithm computes a start-up schedule table considering communication costs and the target architecture. A ready node for this algorithm is a root node (a node with no incoming edges) or a node whose parents have all been scheduled. The ready node will be inserted into a list and will be prioritized according to the PF function. The ready node that has the highest priority is selected rst. As in traditional list scheduling, the algorithm attempts to schedule nodes from the list, one by one, based on their priority presented in De nition 3.5. We de ne a ready node when all of its predecessors have been scheduled or all the incoming edges of the node contain nonzero delays. In Line 13, the algorithm checks where a node can be scheduled by computing a communication function which returns its earliest possible control step. This control step is legal because the algorithm selects the maximum requirement among all parents of the node. The node that cannot be scheduled in the current algorithm iteration will be postponed until the next iteration. Finally, the algorithm stops when all nodes have been scheduled. The next step is to apply the Startup-Scheduling algorithm to the example in Figure 4 , with a target architecture that uses store-and-forward routing. The computation time of nodes A, C, D, F are assumed to be 1 time unit, and the nodes, B and E, 2 time units. The DAG input graph for this algorithm is shown in Figure 6 . Node A, which is a root of the graph, is assigned to the rst available position which is control step 1, and on processor PE1. Nodes B and C, then, become ready and are inserted into list. Both nodes, B and C, have equal opportunity to be scheduled. Node B is arbitrarily selected to be placed rst at control step 2 and on PE1. Due to the communication cost from node A to node C when assigned to di erent processors, node C cannot be scheduled at the same time as node B. Thus node C is deferred. After node B has been scheduled, its successor, node D, becomes ready and it is inserted into the ready list. However, control step 2 is no longer valid for any node inside the list. The algorithm proceeds by searching for the next available control step, and so on. If we do not consider the communication costs, it seems that node E should be assigned to PE2 at cs4. However, the transmitting cost from node B to E prohibits node E to be scheduled at that place. Consequently, to avoid the communication costs, node E is assigned to PE1 where its predecessor, node B, was previously scheduled. Finally, node F has a chance to be scheduled. It is then assigned to control step 7 because node E needs 2 time units to nish its execution. Figure 7 shows two consecutive copies of the resulting start-up schedule table.
Cyclo-compaction Scheduling
In the previous section, the notion of scheduling acyclic CS-DFGs was introduced. Results obtained by that algorithm do not consider the iterative part of the problems. Therefore, in order to optimize such results, the loop pipelining technique must be exploited. This section discusses a new algorithm considering loop pipelining and communication constraints.
The cyclo-compaction scheduling algorithm takes nodes from the rst row of a schedule table and re-maps them to new positions while keeping the remaining nodes in their original schedule spots. Note that the schedule table can be derived from the technique presented in Section 3 or from any other legal static scheduling algorithm. Regardless, cyclo-compaction scheduling acts to improve the input schedule table. This algorithm implicitly applies the retiming technique as discussed in Section 2. We break down the cyclo-compaction scheduling into two operations, rotation and re-mapping. The rst operation deals with delays or loop-carried dependencies of a CS-DFG. The second operation re-maps nodes from the rotation to a schedule table while adhering to all constraints.
Rotation Phase
The de nition of the rotation phase is given below. This operation extracts nodes from the schedule table while systematically moving delays associated with the nodes in the input graph.
De nition 4.1 Given a CS-DFG G = (V; E; d; t; m), the rotation operation moves the rst row of a schedule Figure 8 : Rotate procedure concept. Node A is moved from cs1 (see Figure 7 ) to cs7 (see Figure 9 (c)) while the CS-DFG in Figure 9 (a) is being transformed to Figure 9(b) . The corresponding schedule table is shown in Figure 9 (c). The \X" mark in the control step row in Figure 9 (c) represents the resulting prologue from the retiming function. Clearly, we can also regard the rotation operation as shifting down one control step the iteration boundaries. In doing so, we can overlap nodes that come from the next iteration. This is the notion of the re-mapping phase. De nition 4.2 Given a CS-DFG G = (V; E; d; t; m), a set of rotated nodes R 2 V and a current schedule length L, the relaxed re-mapping operation reschedules nodes in R, allowing the working schedule length to be longer than L.
Recall the example in Section 1. Figure 2 illustrates the relaxed re-mapping approach. Node A in Figure 2 (a) is re-positioned to PE2 at the same control step as node B. After retiming the CS-DFG, however, the loop-carried dependency of D 1 ? ! A requires at least one time unit to transfer data between two processors. A strict re-mapping method stops the growth of the schedule length as opposed to the relaxed re-mapping one. Hence, the strict re-mapping approach imposes that the size of the working schedule table will be at least the same as the previous table, as de ned below.
De nition 4.3 Given a CS-DFG G = (V; E; d; t; m), a set of rotated nodes R 2 V and a current schedule length L, the strict re-mapping operation re-assigns nodes in R yielding a new schedule table which is shorter than or equal to L.
According to Lemma 4.1, the rotation phase does not change the size of the schedule table. If new positions for re-mapped nodes make the schedule length longer, the strict re-mapping will not change any position of the rotated nodes. If we re-map node A in Figure 9 (c), the result for both re-mapping approaches will be the same as shown in Figure 10 . 
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A C A C PE3 PE4 Figure 10 : The re-mapping result from the example in Figure 9 The static schedule length now is one control step shorter than the previous one. This is because node A from the next iteration, represented by A 0 , is overlapped with node B in the previous iteration. The algorithm iteratively rotates and re-maps nodes. The resulting schedule table after the second attempt is shown in Figure 11 . Since there is a loop-carried dependency, between node A of the current iteration and B of next iteration, one empty control step, represented by 3, must be added to ful ll the communication requirement between them. Since both re-mapping operations need to check the communication and dependency constraints as the Startup-Scheduling routine is required to do, they can partially make use of such a routine. The re-mapping algorithm, called Re-mapping, is displayed in Figure 12 . This algorithm calls Partial-Schedule which assigns the set of rotated nodes to a schedule table. Such a routine is equivalent to partially schedule a set of rotated nodes as in Startup- Scheduling. The pseudo-code in Figure 13 summarizes the cyclo-compaction scheduling. Note that for both re-mapping strategies cyclo-compaction scheduling saves a copy of the shortest schedule, called the reference schedule, at every iteration. In each pass, the algorithm derives a current schedule table which gets compared with this reference schedule. If the current schedule is better than the saved one, the algorithm uses the current schedule as the reference for future iterations. Speci cally, for the relax re-mapping, if the current one is equal to or longer than the reference one, the reference schedule is unchanged, and the algorithm continues processing on this longer schedule in hopes of reducing it in future iterations. Unlike branch and bound, the algorithm continues iterating on this new state instead of returning to the previous schedule.
The terminating condition of this algorithm is an input argument z. The parameter \z" acts to restrict the number of algorithm iterations. When the algorithm reaches this value, it will return the shortest reference schedule among all the schedule tables produced. Note also that z can be any value but the experimental results show that if z = L i P where L i is a startup schedule length and P is a number of processors, the algorithm will produce the shortest schedule. It is rare, however, that the algorithm will require that many passes to obtain the shortest result. Most of the time, the result can be obtained within twice as many iterations as the number of nodes in the CS-DFG. Using the example in Figure 4 , if we let z be 32, we obtain the resulting schedule table shown in Figure 14 in the 20 th pass. In the DSP area, high performance may imply the use of multiple processors. Such processors could be assigned according to di erent network topologies. In this section, the pessimistic sce-nario of the communication function is considered. We propose a simple solution for addressing this problem with the following assumptions:
1. The parallel systems use worm-hole routing to route messages. Therefore, network distances can be neglected.
2. Some well-known routing patterns, e.g. X-Y routing and hypercube routing 21], are adopted to use in 2-D Mesh and hypercube architectures respectively.
3. The contention in the ring and linear array topologies are assumed to be the same.
It is clear that the completely connected topology case has no message collisions while transferring data since every pair of processors has their own link to each other.
The algorithm for this issue is very similar to what we have introduced so far. The di erence is that in order to schedule a node, the algorithm also needs to check if the node will cause any message collisions. In other words, the availability of communication channels must be investigated before scheduling any node. Consequently, the Startup-Scheduling and Remapping procedures have to be modi ed. The new Check-Congestion routine, included in the original procedures, is presented in Figure 15 . The start-up scheduling algorithm must apply the Check-Congestion routine to nodes before scheduling them. This routine attempts to detect intersections of channel usage. In this case, such a routine would be added to Line 10 in the Startup-Scheduling procedure to check the availability of the channel as well as the processor. This also a ects the PartialSchedule routine in the Re-mapping procedure since the Partial-Schedule needs to know if the rotated nodes can be scheduled with no channel con icts. Figure 17 presents the resulting start-up schedule table. Whenever more than one node require the same channel, the algorithm will select the rst node which requests the channel. In this example, neither node D nor node E can be assigned to PE3 at control step 3. This is because node C requires 1 ch ?! 2 to receive a message from node A. Therefore, both nodes are deferred to the next control step. After 1 ch ?! 2 becomes available, node E is assigned to PE3. Notice that dependent nodes that are scheduled to the same processor do not incur penalties resulting message collisions. Figure 16 In the optimization phase, the relaxed re-mapping approach is chosen. This is because it is more exible and it produces shorter nal results. The rst pass of the cyclo-compaction scheduling is performed. The iteration boundaries of the schedule table in Figure 17 are shifted.
Node A, then, is re-mapped to PE1 at cs4 as shown in Figure 18 . There is no message collision in this pass since node A is scheduled to the same processor as its predecessor, node D. 
Optimistic Scenario
The strict re-mapping and relaxed re-mapping approaches are investigated in this subsection. Table 1 presents experimental results when applying the strict re-mapping strategy and Table 2 shows results for the relaxed one. The column \node" tells total number of nodes in each benchmark. For comparison purposes, it can be thought of as the results of list scheduling. The ini column presents the start-up schedule length which is computed by the Start-up Scheduling procedure. The aft column shows the nal resulting schedule length. Here, we selected the number of iterations (z) used to obtain the data in column aft to be twice as many iterations as the number of nodes in the given benchmarks. Such numbers are presented in column \pass". The improvement percentage of the results obtained from cyclo-compaction scheduling over the results from list scheduling are shown in column ratio.
According to the information in Table 1 , the strict re-mapping approach does a minor im- provement on the nal schedule length, for all topologies, as compared to the start-up schedule lengths. Consider data in Table 2 . The relaxed re-mapping strategy always provides shorter nal schedules than those produced by strict re-mapping method. For example, the ALF benchmark with the initial schedule length 13, was improved by 15% for the completely connected topology in the strict re-mapping and 39% in the relaxed re-mapping. Table 2 : Experiments of cyclo-compaction scheduling using relaxed re-mapping
Pessimistic scenario
From the results in Section 6.1, it is clear that the relaxed re-mapping method outperforms the strict one. Hence, we use that approach for experiments in this subsection as well as the assumptions made in Section 5. Table 3 was obtained from executing the cyclo-compaction scheduling algorithm while considering network congestion on the same seven benchmarks. Table 3 : Experiments of cyclo-compaction scheduling considering network congestion
The linear array topology gives the worst result in all benchmarks due to the linearly connecting pattern. Furthermore, the maximum fan-out degree of the linear array topology is 2 which makes the channel unavailable most of the time. By comparing the results of the benchmarks on the di erent architectures, how short the resulting schedule table becomes is likely due to the fan-out degree of a topology. The completely connected case yields the shortest schedule compared with the other topologies. The cube connection which has the maximum fan-out degree of 3 yields the second best result. Nevertheless, results obtained from Table 3 are worse than those of Table 2 due to the underlying network congestion.
Conclusion
Scheduling mechanisms, in general, are restricted to non-cyclic data ow graphs or do not consider the communication overhead that exists when tasks are spawned to di erent processors. This paper presents a novel algorithm called cyclo-compaction scheduling to schedule cyclic data-ow graphs. Such an algorithm applies the loop pipelining technique while adhering to the communication constraints inherent in a parallel architecture. The retiming technique is implicitly applied in every iteration of cyclo-compaction scheduling. Two re-mapping methods, relaxed re-mapping and strict re-mapping, are proposed in this paper. The experimental results demonstrates that the relaxed re-mapping yields the shorter schedule output than that of the strict re-mapping even though the algorithm cannot guarantee shorter intermediate schedules.
However, the strict re-mapping can guarantee an intermediate result not to be longer than the one produced in the previous algorithm iteration. A simple approach that addresses the message collision problem was also presented. Cyclo-compaction scheduling just needs to check if a node can be assigned without causing network congestion. A channel is granted in a low cost rst-come-rst-serve fashion when more than one message needs to use the channel. Experimental results show signi cant improvement ratios for both optimistic and pessimistic network considerations.
